

1 **Amendments to the drawings:**

2

3 Applicant has provided drawings sheets labeled "Replacement
4 Sheet" for the following figures:

5 Figure 2, which changes the input to sequence
6 controller 130 to "Power-on 131"

7 Figure 3a, which changes the label for "High Speed
8 Bus" to "202"

9 Figure 5, which adds "Y" to 504, and "Y" and "N" to
10 516 and 518.

11

Amendments to the specification:

Please replace the paragraph starting on page 6 line 18 with the following paragraph:

--A wireless receiver 100 comprises a ROM 116 (Read Only Memory), a ROM Controller 114 coupled to the ROM 116 and also to the ~~low-speed data~~ low speed bus 123 having an address 122 and data 124, a bridge 110 coupling the low speed ~~data~~ bus 123 to a ~~high-speed data~~ high speed bus 119 having an address 118 and data 120, a DMA (Direct Memory Access) controller 126 coupled to the high speed ~~data~~ bus 119, along with static memory 104, dynamic memory 106, and a Wireless Front End (WFE) 108 coupled to the low speed ~~data~~ bus 123. The wireless front end 108 is coupled to a remote wireless host 128 which contains executable operating system code for use by the wireless receiver 100. Upon power-up, the ROM controller 114 reads the three data values SRC (Source), DST (Destination), and LENGTH from the ROM 116 and translates these three values to the address of the SRC, DST, and LENGTH registers of the DMA controller 126. The ROM Controller 114 resides on the low-speed bus 123, and the DMA controller 126 resides on the high speed bus 119. The Bridge 110 automatically couples and translates addresses and data from the low speed bus 123 to

1 the high speed bus 119 to enable this transfer of data.
2 Once the DMA controller 126 has these three values, it
3 automatically begins a Direct Memory Access sequence,
4 whereby it transfers a LENGTH number of bytes of data
5 specified by the contents of the SRC address to the DST
6 address. If the SRC address points to the ROM contents as
7 accessed by the ROM controller, and the DST points to the
8 memory such as SRAM 104, the data is automatically copied
9 from ROM 116 to SRAM 104. The CPU 102 remains in an
10 inactive reset state during this transfer. Once the CPU
11 102 is taken out of reset, it begins executing the code
12 that was earlier copied from ROM 116 into memory 104, which
13 also contains the bootup sequence sufficient to begin the
14 downloading of code from the ~~wireless host 126~~ wireless
15 host 128. The CPU 102 requests the balance of code to be
16 downloaded from the wireless front end 108 which is coupled
17 to a wireless host 128, and it is copied into DRAM 106.
18 When the download is completed, the CPU has the operating
19 system image required for full operation.--

20

21

22

23

1 Please replace the paragraph starting on page 8 line
2 23 with the following paragraph:

3 --Figure 2 shows a wireless system 100, which has a
4 high speed bus 119 comprising an address bus 118 and a data
5 bus 120, as is known to one skilled in the art. There may
6 also be a low speed bus 123 comprising an address bus 122
7 and a data bus 124. A bridge 110 couples the high speed
8 bus 119 to the low speed bus 123, as is known to one
9 skilled in the art of bridges. The busses are shown with
10 separate address and data, as may be realized in one
11 embodiment, although the busses could also be a single
12 multiplexed address and data bus, such as PCI
13 (www.pci.org), or SysAd bus of R7000 (www.pmc-sierra.com).
14 When a device is controlling a bus through the issuance of
15 read or write requests, it is referred to as a "bus
16 master". Bridge 110 is bi-directional, such that bus
17 masters may be located on the low speed bus 123 or the high
18 speed bus 119 with contents 200 and 202, respectively,
19 shown in figure 3a and 3b. On the low speed bus 123,
20 devices which may act as bus masters are ROM controller
21 114, bridge 110, and wireless front end 108. On the high
22 speed bus 119, devices which may act as bus masters are the
23 CPU 102 and DMA controller 126. The bridge 110 may
24 translate addresses and data from the high speed bus 119 to

1 the low speed bus 123, or it may preserve them, as one
2 skilled in the prior art of big-endian and little-endian
3 data translations, or data bus width adaptations is aware.
4 In the present invention, bridge 110 requires no
5 initialization, and performs the bridging bi-directionally
6 upon power-up. A sequence controller 130 responds to a
7 power-on signal 131, or any signal which indicates the boot
8 sequence is to begin. The sequence controller 130
9 thereafter generates a ROM controller enable 132, which
10 starts a first sequence of events, and generates a CPU_EN
11 signal 134 at a later time.--

12

13

14

15